In this paper we present a VLSI implementation of a learning synapse that uses a spike based learning rule to adjust its weight. The weight is stored on a recently presented weak multi-level static memory cell (MLSM) [1] . This memory cell stores a voltage on a capacitance and that voltage is weakly driven to the closest of several stable levels. We verified the suitability of this memory for this task in a VLSI chip implementation. An array of integrate and fire neurons with four of these learning synapses each was implemented on a 0.6µm AMS CMOS chip. The learning capability of these neurons was tested in simple spike and rate based pattern recognition tasks in a two neuron network. Cross-inhibition between them lead to improved decorrelation of the output spikes, inducing a tendency in the neurons to specialize on different patterns.
INTRODUCTION
Neural models that use short pulse-events or spikes for communication have become ever more popular over the last years. Neurophysiological experiments indicate that this kind of signal representation is essential for processing in certain parts of the nervous system [2, 3] . Mathematical models try to measure and use the information capacity of spike trains and also electronic devices start to apply such asynchronous digital pulse signals to advantage. The circuit proposed in this paper makes use of temporal patterns of spike signals to define an unsupervised learning behavior.
A central problem of neuromorphic aVLSI learning circuits is the storage of the learning state variables. A suitable memory should be space conservative and distributed, always accessible to the neuromorphic local learning mechanisms in the artificial synapses. It should preferably not require global digital control signals, that add noise to the analog computations and require space for routing. It should be able to maintain the states over long periods of time (ideally years), since learning is a slow process. Some form of analog storage would be ideal for the analog update mechanisms.
Different methods have been used in the past. For example, digital static memory in combination with AD/DA conversion, either local in a synapse [4] or global with refreshing a local capacitor. Their major disadvantage is the required digital control signals, most severe in the case of central storage. In contrast, analog floating gate storage (analog flash This work was supported by the EU 5 th Framework Programme IST project CAVIAR. ROM) with Fowler Nordheim tunneling and hot electron injection for the writing operations, seems to offer all desired properties [5] [6] [7] . It is truly analog and retains stored values for years. And indeed, we have used this kind of storage for several previous designs. The major drawback is that tunneling and hot electron injection structures are badly characterized and subject to severe device mismatches, at least in the affordable standard CMOS processes that research institutes like ours have access to. Therefore we introduced a novel weak multi-level static memory cell [1] as an alternative to present synaptic memory. In this paper we present a first application that makes use of it.
METHODS
Each synapse is attached to an I&F neuron and its state is expressed by the synaptic weight w. w expresses the increase of the 'soma voltage' of the I&F neuron as a result of a single input spike to the synapse. An I&F neuron simply accumulates all the synaptic inputs from all its synapses until it reaches its firing threshold. Then it produces an output spike (or action potential (AP)) and resets its soma voltage. Simultaneously, the learning mechanism changes the weight by ∆w with every output spike, where ∆w is:
w is the synaptic weight which in this paper is expressed in units of the neuron's threshold voltage. Thus, an input spike to a synapse with weight bigger than 1 will immediately trigger an AP. c is a variable we call 'correlation signal'. It is incremented by one with every input spike, it decays over time with fixed decay rate, and it is reset with every weight update. Thus, when the weights are updated (i.e. when the neuron produces an AP) c has a tendency to be big if there has been recent input activity and it is small if there has not. Two conditions must be met for the weight to settle. First, the neuron's 'weight vector' w, consisting of all the weights of the synapses attached to the neuron, must points in the same direction as the vector of the correlation signals c (sampled as the neuron fires). Secondly, the weight vector's length w has to be equal to α β . The first condition lets w follow the pattern of recent input activity c, if this input is correlated with output spikes. That makes it a 'Hebbian' learning rule. Note that I&F neurons will produce more output spikes the closer w's direction matches the direction of the vector of recent input activity. As a consequence, the learning accelerates the closer the weight vector gets to its attractive point. If it faces different input patterns, this self-reinforcing mechanism makes the neuron pick the input pattern that is initially the closest to w. The second condition says that this learning rule implicitly normalizes the weight vector. Thus, it keeps the growth of the weights in check at all times and keeps them from saturating, which is essential for aVLSI implementations. Please refer to [8] for a deduction of these properties.
We have extended on an earlier implementation [8] and equipped it with a weak MLSM [1] for weight storage. The MLSM is a capacitive storage cell and injecting to or sinking current from it, changes the stored voltage V w . In addition, weak currents slowly drive the voltage to the closest of five stable weight levels. The topography of the MLSM in conjunction with the learning mechanism restricts us from using an increased number of stable weight levels, since the stored voltage should remain in the subthreshold domain while the minimum spacing between stable weight levels is ∼250mV. The stored voltage is applied to the gate of an nMOS transistor, which serves as a current source that is opened by an input spike to the synapse and sinks a current from the neuron during that input pulse. We define the theoretical weight w as the increase in the soma voltage caused by an input pulse to the synapse normalized by the fire threshold V fire . Since we operate this nMOS transistor in subthreshold we can write:
I 0 summarizes device, process and physical constants, U T is the thermal voltage and t spike the length of the incoming spike. The transistor's source voltage is assumed to be at 0V. The weight updates are computed in two circuit blocks, one that computes the positive term αcw, that increases the weight, and another computing a negative term βw 2 , that decreases the weight. True to the learning rule they are triggered by the neuron's action potential. Their output is a digital voltage pulse, the length of which is modulated to express the magnitude of the increase and decrease respectively. Those pulses open current sources to move the voltage in the MLSM up or down.
The 'learn up' circuit (figure 1) represents the variable c as a voltage V c which is proportional to c with proportionality constant C c /Q c (Q c being the charge injected to the capacitance C c for one input spike). It is incremented through transistors M1 and M2. M2 operates as a current source and is switched on by the incoming spike. The constant decay is achieved through transistor M3. Transistors M6 to M8 produce the circuits output pulse. Its length is proportional to V c . The AP triggers the process by opening transistors M8 (not conducting). If V c is bigger than V dd minus the bias voltage on M7, then the output voltage goes low. This bias voltage is kept very close to V dd and thus, we make the simplifying assumption that V c only needs to be bigger than 0 to initiate that low output voltage. The output remains low as long as V c remains bigger than 0. It does not do so for long though, since the AP also closes M4 and thus a constant current depletes V c . That means the length of the active low output pulse (and thus, the change of V w ) is proportional to the initial value of 
I up is the current injected to the memory capacitance C w while I leak and I pulselength the current through transistor M3 and M5 respectively. The 'learn down' output pulse also depends on the discharge time of a capacitance through a current source ( figure  2) . The capacitance C down is charged up to V dd while the AP is low. As the AP goes high, the output of the NAND gate goes low as its second input V down stays high for a while and starts to discharge only slowly through transistor M2. The current through that transistors is given by the gate to source voltage, where the gate voltage is kept constant and the source voltage is V w . The active low output pulse finishes when the switching threshold of the NAND gate is reached. Thus, the length of the output pulse and therefore the decrease of V w , is proportional to I 0 e Vw U T (We neglect effects of the slope factor and thus, this term is proportional to w, see equation 2). And finally, this lets us state that the change of w is proportional to w 2 .
I down is the current sinked from the memory capacitance C w while 2.1V denotes the switching threshold of the NANDgate. holds five stable weight levels equally spaced between 1.20V and 180mV. As mentioned before, the learning rule will make the neuron adapt to a spatial pattern of recent input activity. What the synapses considers to be 'recent' is determined by the time constant of the leakage of the correlation signal. Thus, by tuning this leakage, one can obtain different learning behaviors. If that leakage time constant is short relative to the input spike frequency, only synapses that received spike inputs that were almost coincident with the output spike get rewarded. Thus, the neuron will adapt to a spatio-temporal pattern of coincident spikes. On the other hand, if the correlation signal leakage time constant is long, the average activity over some time will determine the reward at a synapse and the neuron will adapt to patterns of coincident average activity.
RESULTS

Experiments
To illustrate these two different behaviors we conducted an experiment where we stimulated two synapses of one neuron (no graph shown). Each synapse received an independent Poisson distributed spike train of 10Hz average frequency. If the correlation signal time constant was short ( leak=0.8V), the learning mechanism would perceive the input as two different spatial spike patterns: one where only synapse 1 receives a spike and another where only synapse 2 receives a spike. Thus, the neuron adapted to one of the two patterns by either raising the weight of synapse 1 or the weight of synapse 2 to the maximum and decreasing the other to a minimum.
If, however, we increased the correlation signal time constant ( leak=0.6V), the learning mechanism could no longer differentiate two different temporal patterns, but was only seeing one rate pattern of 10Hz input to both synapses. The weights would both settle at an intermediate strength.
For future applications we are interested to try the learning mechanism on unsupervised classification tasks. Therefore, we conducted an experiment with competitive learning in a two neuron network. Cross inhibition (connecting the outputs to the other neuron's inhibitory synapse) should decorrelate the neuron's outputs and force them to adapt to different input patterns. Again we did this with a strong leakage ( leak=0.8V, learning spike patterns) of the correlation signal first. The same 50Hz Poisson spike train was sent to synapses 1 and 2 of both neurons (pattern 1) and another 50Hz Poisson spike train stimulated synapses 3 and 4 in both neurons (pattern 2). We initialized all weights to be in a strong (V w ≈ 1.2V ) state first. Figure 3 shows the evolution of the weights of synapses 1 of both neurons for one such experiment. The first neuron adapted to pattern 1 (upper trace) and the other to pattern 2 (lower trace). This was also confirmed by looking at the other 6 weights. Note also that over the 10 seconds that the experiments lasted, the weight update steps are smaller than the resolution of the weak multi-level memory cell (250mV) and the discretization does not exert any noticeable effect on the analog computation. This particular figure shows a successful decorrelation experiment of the two neurons. However, this was not the case in all experiments. In about 50% of the experiments the neurons would adapt to the same spike pattern. This happened because the competition between them was not effective enough: When the weights were strong it took but a single spike input to trigger a spike output. The inhibition was usually not fast enough to prevent the other neuron from firing, if it was triggered by the same spike. Still the decorrelation did actually not fail completely. That became obvious as we repeated the experiment without the cross inhibition. Then, both neurons showed an affinity to input pattern 1 (as they actually did as well with cross inhibition). That is because the synapse pair of synapse 1 and 2 tended to be stronger due to device mismatches (coincidently for both chips used in the experiment). The neurons would fall for that same input pattern together in more than 70% of the experiments. Thus, in the experiments with cross inhibition the 'stronger' of the two neurons, neuron 1, was able to force neuron 2 to choose the other pattern more often. This was the case since the current from the initially stronger synapses of neuron 1 did charge the soma capacitance slightly faster and this sometimes did prevent the slightly slower neuron 2 from firing. We intend to increase that effect by adding a resistance to the soma input in future designs. Table 1 lists the percentages of patterns picked by the neurons in 30 test runs, with and without cross inhibition.
No inhibition Cross-inhibition
The results were similar for a decorrelation experiment with low correlation leakage ( leak=0.6V, learning rate patterns). We stimulated learning synapse 1 in both neurons for one second with Poisson distributed input frequency of 100Hz (pattern 1), then learning synapse 2 in both neurons, also for a second (pattern 2). This time we initialized all weights to be low (V w ≈ 0.45V ). We repeated the two patterns 9 times. The graph in figure 4 shows the output frequencies of the two neurons averaged over one second for one test run. Neuron one learns pattern 1 (presented at uneven time steps) while neuron two remains inactive at start before it reacts to pattern 2 (presented at even time steps). Again, we observed a successful decorrelation in 50% of the trials. And again, in more than 95% of the failures both neurons adapted to pattern 1, thus confirming that an unsuccessful outcome in only 50% of the experiments actually constitutes an improvement.
CONCLUSION
We adapted a VLSI implementation of a spike timing dependent learning algorithm to operate with a weak multi-level memory cell for weight storage. This storage cell allows the weight updates to be computed by an analog circuit. Thus, if a weight changes into the attractive area of another discrete state, that is the accumulative result of analog changes. Only over long intervals (of up to several seconds) is the analog resolution lost and the state discretized. In a number of on-chip experiments we confirmed the implementations ability to learn simple pattern classification tasks. Cross-inhibition lead to competitive learning and improved the decorrelation of the neurons. We suggest as small change for future designs to make the cross-inhibition more effective and thus, to achieve still better decorrelation.
With appropriate parameter settings the circuit can change its sensitivity from patterns of coincident spikes to patterns of coincident average activity. Thus, it can express both spike timing dependent learning or more classical rate dependent Hebbian learning. Observing the weight evolution in those experiments one can nicely observe the small analog update steps. The fast analog computation is not affected by the memory's weak and slow discretization.
In the classification tasks applied in this work also the final reduction of the weights to discrete states (when the neuron was idle for some time after the learning) did not compromise the result. It remains, however, to be seen, how the final discretization affects the learning of more complex (i.e. non-binary) spatio-temporal patterns.
